

09-18-00

09/15/00  
Jc926 U.S. PTO

PATENT APPLICATION

ATTORNEY DOCKET NO. D412

Express Mail Label No. EL413688377US

Jc813 U.S. PTO  
09/663021  
09/15/00

IN THE U.S. PATENT AND TRADEMARK OFFICE  
Patent Application Transmittal Letter

ASSISTANT COMMISSIONER FOR PATENTS  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 CFR 1.53 (b) is a: (X) Utility ( ) Design  
(X) original patent application  
( ) continuation-in-part application

INVENTOR(S): Kai Yang, Takeshi Nogami, Dirk Brown, and Shekhar Pramanick

TITLE: SELF-ALIGNED SEMICONDUCTOR INTERCONNECT BARRIER AND MANUFACTURING METHOD THEREFOR

Enclosed are:

- (X) Declaration and Power of Attorney ( ) signed (x) unsigned or partially signed  
(X) 2 sheets of drawings (one set) ( ) Associate Power of Attorney  
( ) Information Disclosure Statement and Form PTO-1449 with Cited References  
( ) Assignment ( ) Recordation Form Cover Sheet (with duplicate copy)  
( ) Priority Document(s)  
( ) Statement Claiming Small Entity Status  
(X) Return Acknowledgement Postcard (2)

The filing fee has been calculated as shown below:

(1) FOR	(2) NO. FILED	(3) NO. EXTRA	(4) RATE	(5) AMOUNT
TOTAL CLAIMS	18 minus 20	0	\$ 18.00	\$0.00
INDEPENDENT CLAIMS	3 minus 3	0	\$ 78.00	\$0.00
MULTIPLE DEPENDENT CLAIM(S)			\$ 260.00	\$0.00
BASIC FEE: [X] Utility; [ ] Design				\$ 690.00
Total of above calculations				\$ 690.00
Assignment Recordation Fee				\$ 40.00
TOTAL FEE				\$730.00

Charge \$730.00 to Deposit Account 01-0365. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 01-0365 pursuant to CFR 1.25. Additionally please charge any fees to Deposit Account 01-0365 under 37 CFR 1.16, 1.17, 1.19, 1.20, and 1.21. A duplicate copy of this sheet is enclosed.

Correspondence Address:

Respectfully Submitted,

CUSTOMER NO. **22898**



**22898**

PATENT TRADEMARK OFFICE

*Mikio Ishimaru*

Mikio Ishimaru  
Registration No. 27,449

Date: September 15, 2000

**SELF-ALIGNED SEMICONDUCTOR INTERCONNECT  
BARRIER AND MANUFACTURING METHOD THEREFOR**

Docket Number: D412

Inventors:

Kai Yang

Takeshi Nogami

Dirk Brown

Shekhar Pramanick

Contact: Mikio Ishimaru  
(408) 738-0592

# **SELF-ALIGNED SEMICONDUCTOR INTERCONNECT BARRIER AND MANUFACTURING METHOD THEREFOR**

## **CROSS-REFERENCE TO RELATED APPLICATION(S)**

This application claims the benefit of U.S. Provisional Patent Application Serial  
5 Number 60/154,606 filed September 17, 1999, which is incorporated herein by reference  
thereto.

## **TECHNICAL FIELD**

The present invention relates generally to semiconductors and more specifically to  
interconnect barrier materials.

## **BACKGROUND ART**

While manufacturing integrated circuits, after the individual devices, such as the  
transistors, have been fabricated in the silicon substrate, they must be connected together to  
perform the desired circuit functions. This connection process is generally called  
“metallization”, and is performed using a number of different photolithographic and  
deposition techniques.

One metallization process, which is called the “damascene” technique, starts with the  
placement of a first channel dielectric (oxide) layer, which is typically an oxide layer, over the  
semiconductor devices. A first damascene step photoresist is then placed over the oxide layer  
and is photolithographically processed to form the pattern of the first channels. An  
anisotropic oxide etch is then used to etch out the channel dielectric (oxide) layer to form the  
first channel openings. The damascene step photoresist is stripped and an optional thin  
adhesion layer is deposited to coat the walls of the first channel opening to ensure good  
adhesion and electrical contact of subsequent layers to the underlying semiconductor devices.  
A barrier layer is then deposited on the adhesion layer improve the formation of subsequently  
deposited conductive material and to act as a barrier material to prevent diffusion of such  
conductive material into the oxide layer and the semiconductor devices (the combination of  
the adhesion and barrier material is collectively referred to as “barrier layer herein). It should

be noted that some barrier materials also have good adhesion, which is why the adhesion layer is optional. A “seed” layer is then deposited to act as a seed for additional conductive material to be deposited. A first conductive material is then deposited and subjected to a chemical-mechanical polishing process which removes the first conductive material above the first channel dielectric (oxide) layer and damascenes the first conductive material in the first channel openings to form the first channels.

For multiple layers of channels, another metallization process, which is called the “dual damascene” technique, is used in which the channels and vias are formed at the same time. In one example, the via formation step of the dual damascene process starts with the deposition of a thin stop nitride over the first channels and the first channel dielectric (oxide) layer. Subsequently, a separating oxide layer is deposited on the stop nitride. This is followed by deposition of a thin via nitride. Then a via step photoresist is used in a photolithographic process to designate round via areas over the first channels.

A nitride etch is then used to etch out the round via areas in the via nitride. The via step photoresist is then removed, or stripped. A second channel dielectric (oxide) layer, which is typically an oxide layer, is then deposited over the via nitride and the exposed oxide in the via area of the via nitride. A second damascene step photoresist is placed over the second channel dielectric (oxide) layer and is photolithographically processed to form the pattern of the second channels. An anisotropic oxide etch is then used to etch the second channel dielectric (oxide) layer to form the second channel openings and, during the same etching process to etch the via areas down to the thin stop (nitride) layer above the first channels to form the via openings. The damascene photoresist is then removed, and a nitride etch process removes the nitride above the first channels in the via areas. An adhesion layer is then deposited to coat the via openings and the second channel openings. Next, a barrier layer is deposited on the adhesion layer. This is followed by a deposition of the second conductive material in the second channel openings and a cylindrical via opening to form the second channel and the via. A second chemical mechanical polishing process leaves the two vertically separated, horizontally perpendicular channels connected by a cylindrical via.

The use of the damascene techniques eliminates metal etch and dielectric gap fill steps typically used in the metallization process. The elimination of metal etch steps is important as the semiconductor industry moves from aluminum to other metallization materials, such as copper, which are very difficult to etch.

One drawback of using copper is that copper diffuses rapidly through various materials. Unlike aluminum, copper also diffuses through dielectrics, such as oxide. When copper diffuses through dielectrics, it can cause damage to neighboring devices on the semiconductor substrate. To prevent diffusion, materials such as tantalum nitride (TaN), titanium nitride (TiN), or tungsten nitride (WN) are used as barrier materials for copper. A thin adhesion layer formed of an adhesion material, such as pure tantalum (Ta), titanium (Ti), or tungsten (W), is first deposited on the dielectrics or vias to ensure good adhesion and good electrical contact of the subsequently deposited barrier layers to underlying doped regions and/or conductive channels. Barrier layer stacks formed of adhesion/barrier materials such as tantalum/tantalum nitride (Ta/TaN), titanium/titanium nitride (Ti/TiN), and tungsten/tungsten nitride (W/WN) have been found to be useful as adhesion/barrier material combination for copper interconnects. It will be understood that either the pure metals or the metal compounds may be used either singularly or in combination.

For capping barriers between conductive channels, the preferred barrier material has been silicon nitride since it is a good barrier material. However, it has a high dielectric constant which means it tends to increase capacitance between channels and thus reduce semiconductor circuit speed.

However, even with the various types of barrier layers, copper is still subject to strong electro-migration, or movement of copper atoms under current which can lead to voids in the copper channels and vias. Copper also has poor surface adhesion. A solution, which would form a better capping material with better surface adhesion to reduce electro-migration and a lower dielectric constant, has been long sought. As the semiconductor industry is moving from aluminum to copper and other type of materials in order to obtain higher semiconductor circuit speeds, it is becoming more pressing that a solution be found.

## DISCLOSURE OF THE INVENTION

The present invention provides a semiconductor interconnect barrier between channels and vias as between channels and dielectrics, and a manufacturing method therefor. The material provides a lower dielectric constant, lower diffusion barrier characteristics, lower surface diffusion characteristics, and improved adhesion over conventional silicon nitride.

The present invention further provides a self-aligned semiconductor interconnect barrier between channels and vias selected from tantalum, titanium, tungsten, compounds

thereof, alloys thereof, and combinations thereof. The barrier is self-aligned and formed by etching a recess in a deposited channel conductor, depositing the barrier material, and removing the barrier material outside the channel by chemical-mechanical polishing.

The present invention further provides a method of manufacturing self-aligned semiconductor interconnect barriers between channels and vias of any desired material.

The above and additional advantages of the present invention will become apparent to those skilled in the art from a reading of the following detailed description when taken in conjunction with the accompanying drawings.

### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 (PRIOR ART) is a plan view of an integrated circuit with aligned channels with a prior art via;

FIG. 2 (PRIOR ART) is a cross-section of FIG. 1 (PRIOR ART) along line 2--2;

FIG. 3 is a simplified cross-section of a partially processed integrated circuit after chemical-mechanical polishing of conductive material down to the dielectric layer and etching of the conductive material;

FIG. 4 is the structure of FIG. 3 after deposition of the interconnect barrier layer; and

FIG. 5 is the structure of FIG. 4 after chemical-mechanical polishing to form the self-aligned interconnect barrier.

### BEST MODE FOR CARRYING OUT THE INVENTION

Referring now to FIG. 1 (PRIOR ART), therein is shown a plan view of a prior art pair of aligned semiconductor channels of a conductive material such as aluminum, copper, tungsten or polysilicon disposed over a production semiconductor wafer 100. A first channel 101 is shown disposed below a second channel 102 which extends substantially perpendicular to the first channel 101 in the plan view. Similarly, a round via 104 connects the first and second channels 101 and 102 and is a part of the second channel 102. The first channel 101 contains a conductive material. The second channel 102 is formed by filling a second channel opening 106 disposed in a second channel dielectric (oxide) layer 108 with the conductive material. The oxide layers are generally of silicon dioxide ( $\text{SiO}_2$ ). The second channel

opening 106 is defined by walls (sidewalls) 109 of the second channel dielectric (oxide) layer 108.

Referring now to FIG. 2 (PRIOR ART), therein is shown a cross-section of FIG. 1 (PRIOR ART) along 2--2. The first channel 101 is disposed over a conductive via, such as a (tungsten) via 110, and a dielectric (oxide) layer 112 of a semiconductor device on an integrated circuit chip (not shown). The first and second channels 101 and 102 are in horizontal planes separated vertically by a stop (nitride) layer 114, a via (oxide) layer 116, and a thin via (nitride) layer 117. The nitride layers are composed of silicon nitride (SiN). The cross-sectional area of the round via 104 of FIG. 1 (PRIOR ART) defines a cylindrical via 120 when it is filled with the second conductive material. Also shown disposed around the first channel 101 is a barrier layer 121, a seed layer 122 and around the second channel 102 and the cylindrical via 120 is a barrier layer 123 and a seed layer 124. The first channel 101, the barrier layer 121, and the seed layer 122 are disposed in a first channel opening 125 of a first channel dielectric (oxide) layer 126 and a stop (nitride) layer 128.

Referring now to FIG. 3, therein is shown the cross-section of a semiconductor wafer 200 in a preliminary stage of manufacture according to the present invention. Strictly for ease of understanding, the completed semiconductor wafer 200 can be understood to be the equivalent of the semiconductor wafer 100 taken along the line 3--3. Thus, the cross-section of FIG. 3 shows the cross-section of semiconductor wafer 200 with a (tungsten) via 210 in a dielectric (oxide) layer 212. A recessed first channel 201 is shown disposed in a stop (nitride) layer 214 and a first channel dielectric (oxide) layer 226.

FIG. 3 also shows the semiconductor wafer 200 after the deposition of a barrier layer 221, a seed layer 222 around the recessed first channel 201. The barrier layer 221 would be formed of barrier materials, such as Ta/TaN, Ti/TiN, W/WN, and the recessed first channel 201 would be formed of copper or a copper alloy. The surface of the recessed first channel 201, the barrier layer 221, and the seed layer 222 have been subject to chemical-mechanical polishing (CMP) to be level with the first channel dielectric (oxide) layer 226. The surface of the recessed first channel 201 has then been etched back or recessed to reduce its height by a "predetermined" thickness which is approximately the thickness of a self-aligned semiconductor interconnect barrier (to be formed in FIG. 4 as will hereinafter be described).

Referring now to FIG. 4, therein is shown the cross-section structure shown in FIG. 3 after the deposition of a semiconductor interconnect barrier layer 206 on top of the

semiconductor wafer 200. The semiconductor interconnect barrier layer 206 would be formed of barrier materials such as Ta/TaN, Ti/TiN, and W/WN which are both excellent barrier materials and which have excellent adhesion characteristics with the conductive material in the recessed first channel 201.

5 Referring now to FIG. 5, therein is shown a self-aligned semiconductor interconnect barrier 208 which is formed after CMP of the semiconductor interconnect barrier layer 206 down to the surface of the first channel dielectric (oxide) layer 226.

10 In production in the past as shown in FIGs. 1 (PRIOR ART) and 2 (PRIOR ART), a conventional first damascene process was used to put down, over the production semiconductor wafer 100, the first channel 101 in the first channel dielectric (oxide) layer 126 above the (tungsten) via 110 and the dielectric (oxide) layer 112 of the semiconductor device. The damascene process is a photolithographic process which uses a mask and developing to define a first channel opening 125 in the first channel dielectric (oxide) layer 126. The first channel opening 125 was then filled with the thin barrier layer 121, the thin seed layer 122, and the first conductive material, such as copper, to form the first channel 101 using conventional metal deposition techniques, such as physical vapor deposition, chemical vapor deposition, electroplating, or a combination thereof. The top surface would then be subject to CMP.

15 20 Subsequently, the process will return to FIGs. 1 (PRIOR ART) and 2 (PRIOR ART) where the second channel 102, the stop (nitride) layer 114, the via (oxide) layer 116, and the via (nitride) layer 117 would be successively deposited and processed using conventional deposition techniques on top of the FIG. 5 structures of the self-aligned semiconductor interconnect barrier 208 on the first channel 201 and the first channel dielectric (oxide) layer 212.

25 By using the via photoresist and the via photolithographic process followed by nitride etching of a round via opening 104 in the via (nitride) layer 117, the basis for the cylindrical via 120 is formed. The subsequent deposition of the second channel dielectric (oxide) layer 108 prepares the way for the second channel 102 to be perpendicular to the first channel 201 capped by the self-aligned semiconductor interconnect barrier 208 of FIG. 5.

30 Returning to FIGs. 1 (PRIOR ART) and 2 (PRIOR ART), the second damascene process is the photolithographic process which uses a mask to define the second channel opening 106 in the second channel dielectric (oxide) layer 108. Since the second damascene



process uses an anisotropic oxide etch, the etch also forms the cylindrical via opening 118 down to the stop (nitride) layer 114. The anisotropic oxide etch etches faster in the vertical direction of FIG. 2 than in the horizontal direction. The nitride etch of the stop (nitride) layer 114 exposes a portion of the first channel 101 and completes the etching steps. The second channel opening 106 is then filled with the thin barrier layer 123, the thin seed layer 124, and the second conductive material. The second conductive material is also a conductor, such as copper, which forms the second channel 102 using conventional metal deposition techniques, such as physical vapor deposition, chemical vapor deposition, electroplating, or a combination thereof. A CMP process is used to level the second channel 102 to form the structure shown in FIG. 2 (PRIOR ART).

Next, the second conductive material is deposited into second channel opening 106 and the cylindrical via opening 118 using conventional metal deposition techniques, such as physical vapor deposition, chemical vapor deposition, electroplating, or a combination thereof. Thereafter, a CMP process is used to complete the conventional process.

In production with the present invention as shown in FIGs. 3-5, said steps are the same through the first damascene process of filling the first channel opening with the thin adhesive layer 221, the thin seed layer 222, and the first conductive material. The conventional CMP would be used to remove the first conductive material down to the first channel dielectric (oxide) layer 226.

The conductive material in the first channel 201 is then subject to an etch back by a wet or dry etching. Generally, the predetermined etch back will remove at least as much of the first channel 201 as required for the thickness of a conventional barrier layer to form the recessed first channel 201.

The semiconductor interconnect barrier layer 206 is then deposited on the semiconductor wafer 200 using the same methods as used for depositing the barrier layer 121. This process fills the etch back recess and subsequent CMP forms the self-aligned semiconductor interconnect barrier 208 which is automatically self-aligned with the recessed first channel 201.

Since the barrier materials form a superior intermetallic interface with conductive materials such as copper, there will be much lower diffusivity of copper and the electromigration resistance of the copper channels is improved. Further, there is no need to

put silicon nitride on the copper channels, which results in a reduction of gross capacitance of the semiconductor device.

In addition, after completion of the above process, the dielectric layers can be stripped out to form copper interconnects which are completely covered with diffusion barriers. This interconnect system would have very low capacitance.

The remainder of the process would continue with the deposition of stop (nitride) layer 114 and the remainder of the second damascene process over the self-aligned semiconductor interconnect barrier 208. Subsequently, the damascene semiconductor wafer processing can be repeated for additional levels of channels and vias with self-aligned semiconductor interconnect barriers between each level.

While the best mode utilizes a barrier material selected from tantalum, titanium, tungsten, compounds thereof, alloys thereof, and combinations thereof, it should be understood that other barrier materials with good electro-migration preventing characteristics may be used.

Also while the best mode utilizes copper as the conductive material, it should be understood that the present invention is applicable to conductive materials such as copper, aluminum, doped polysilicon, gold, silver, compounds thereof, alloys thereof, and combinations thereof.

Further, although the embodiments of the present invention are directed to using the dual damascene technique, it also will be recognized by those skilled in the art that other techniques of forming interconnect, such as the single damascene technique, or other traditional techniques of forming low resistance contacts or plugs which involve filling a via with conductive materials such as tungsten or aluminum may be used to practice the present invention.

While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the foregoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations which fall within the spirit and scope of the included claims. All matters set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

THE INVENTION CLAIMED IS:

1. A semiconductor device, comprising:

a semiconductor with a dielectric layer formed thereon, wherein said dielectric layer  
overlays a region on said semiconductor and has a channel provided therein;

5 a first barrier layer disposed in said dielectric layer lining said channel, said first  
barrier layer of a metallic barrier material;

a conductive material disposed in said first barrier layer in said channel; and

a second barrier layer disposed over said conductive layer in said channel, said second  
barrier layer of a metallic barrier material, whereby said conductive material is  
10 totally enclosed in metallic barrier material.

2. The semiconductor device as claimed in claim 1 wherein said first barrier layer  
is a metallic barrier material selected from a group comprising tantalum, titanium, tungsten, a  
compound thereof, and a combination thereof.

3. The semiconductor device as claimed in claim 1 wherein said second barrier  
15 layer is a metallic barrier material selected from a group comprising tantalum, titanium,  
tungsten, a compound thereof, and a combination thereof.

4. The semiconductor device as claimed in claim 1 wherein said conductive  
material is selected from a group comprising copper, aluminum, doped polysilicon gold,  
silver, a compound thereof, and a combination thereof.

5. The semiconductor device as claimed in claim 1 wherein said first and second  
20 barrier layers are of the same metallic barrier material.

6. The semiconductor device as claimed in claim 1 wherein said first and second  
barrier layers have substantially the same thickness.

7. A method of manufacturing a semiconductor device, comprising said steps of:

25 providing a semiconductor with a dielectric layer formed thereon;

forming an opening in said dielectric layer, said opening defined by walls of said  
dielectric layer;

forming a first barrier layer in said opening and lining said dielectric layer, said first  
barrier layer is a metallic barrier material;

30 forming a conductive layer on said first barrier layer in said opening;

removing said conductive layer and said barrier layer outside said opening down to  
said dielectric layer;

removing a portion of said conductive layer inside said opening; and  
forming a second barrier layer over said conductive layer in said opening, said second  
barrier layer is a metallic barrier material whereby said conductive layer is  
totally enclosed in metallic barrier material.

5           8.       The method for manufacturing a semiconductor device as claimed in claim 7  
wherein said step of forming said first barrier layer uses a metallic barrier material selected  
from a group comprising tantalum, titanium, tungsten, a compound thereof, and a  
combination thereof.

10           9.       The method for manufacturing a semiconductor device as claimed in claim 7  
wherein said step of forming said second barrier layer uses a metallic barrier material selected  
from a group comprising tantalum, titanium, tungsten, a compound thereof, and a  
combination thereof.

15           10.      The method for manufacturing a semiconductor device as claimed in claim 7  
wherein said step of forming said conductive material uses a material selected from a group  
comprising copper, aluminum, doped polysilicon, gold, silver, a compound thereof, and a  
combination thereof.

20           11.      The method for manufacturing a semiconductor device as claimed in claim 7  
wherein said step of forming said first and second barrier layers use the same metallic barrier  
material.

25           12.      The method for manufacturing a semiconductor device as claimed in claim 7  
wherein said step of forming said first and second barrier layers for said first and second  
barrier layers to substantially the same thickness.

30           13.      A method of manufacturing a semiconductor device, comprising said steps of:  
providing a semiconductor wafer with a dielectric layer formed thereon;  
forming an opening in said dielectric layer, said opening defined by walls of said  
dielectric layer;  
depositing a first barrier layer on said semiconductor wafer and in said opening to line  
said dielectric layer, said first barrier layer is a metallic barrier material;  
depositing a conductive layer on said first barrier layer on said semiconductor wafer  
and in said opening, said conductive layer filling said opening;  
removing said conductive layer and said barrier layer on said semiconductor wafer  
outside said opening down to said dielectric layer;

removing a portion of said conductive layer inside said opening to a predetermined depth;

depositing a second barrier layer over said semiconductor wafer and said conductive layer in said opening to fill said opening to about said predetermined depth, said second barrier layer is a metallic barrier material; and

removing said second barrier layer on said semiconductor wafer outside said opening down to said dielectric layer whereby said conductive layer is totally enclosed in metallic barrier material.

14. The method for manufacturing a semiconductor device as claimed in claim 13 wherein said step of depositing said first barrier layer uses a metallic barrier material selected from a group comprising tantalum, titanium, tungsten, a compound thereof, and a combination thereof.

15. The method for manufacturing a semiconductor device as claimed in claim 13 wherein said step of depositing said second barrier layer uses a metallic barrier material selected from a group comprising tantalum, titanium, tungsten, a compound thereof, and a combination thereof.

16. The method for manufacturing a semiconductor device as claimed in claim 13 wherein said step of depositing said conductive material uses a material selected from a group comprising copper, aluminum, doped polysilicon, gold, silver, a compound thereof, and a combination thereof.

17. The method for manufacturing a semiconductor device as claimed in claim 13 wherein said step of depositing said first and second barrier layers use the same metallic barrier material.

18. The method for manufacturing a semiconductor device as claimed in claim 13 wherein said step of removing said conductive layer to a predetermined depth removes said first barrier to the same depth as the thickness that said first barrier layer is deposited.

# ABSTRACT

A self-aligned semiconductor interconnect barrier between channels and vias is provided which is self-aligned and made of a metallic barrier material. A channel is conventionally formed in the semiconductor dielectric, lined with a first metallic barrier material, and filled with a conductive material. A recess is etched to a predetermined depth into the conductive material, and the second metallic barrier material is deposited and removed outside the channel. This leaves the conductive material totally enclosed in metallic barrier material. The metallic barrier material is selected from metals such as tantalum, titanium, tungsten, compounds thereof, alloys thereof, and combinations thereof.




FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3




FIG. 4




FIG. 5



# DECLARATION, POWER OF ATTORNEY, AND EXCLUSION OF INVENTOR UNDER 37 C.F.R. SEC 1.32

As a below named inventor, I hereby declare that:

My residence, post office and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter claimed and for which a patent is sought on the invention entitled:

## SELF-ALIGNED SEMICONDUCTOR INTERCONNECT BARRIER AND MANUFACTURING METHOD THEREFOR

the specification of which

☒ is attached hereto

☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and ☐ was amended on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I do not know and do not believe the same was ever known or used in the United States of America before this invention thereof or more than one year prior to this application, and that the same was not in public use or on sale in the United States of America more than one year prior to this application. I acknowledge the duty to disclose information which is known to me to be material to patentability in accordance with title 37, Code of Federal Regulations, section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

### Prior Foreign Application(s):

<u>Number</u>	<u>Country</u>	<u>Day/Month/Year filed</u>	<u>Priority Claimed</u>	
			<u>Yes</u>	<u>No</u>

I hereby claim the benefit under 35 USC 119(e) of any United States provisional application(s) listed below:

### Prior Provisional Application(s):

<u>Application Number</u>	<u>Filing Date</u>
60/154,606	September 17, 1999

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

**Prior U.S. Application(s):**

<u>Serial No.</u>	<u>Filing Date</u>	<u>Status: Patented, Pending, Abandoned</u>
-------------------	--------------------	---------------------------------------------


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby revoke any previous Powers of Attorney and appoint the following attorney(s) and/or agent(s), each said individual being a member or associate of The Law Offices of Mikio Ishimaru or being employed by Advanced Micro Devices, Inc.:

Mikio Ishimaru	Reg. No. 27,449	Louis A. Riley	Reg. No. 39,817
Richard J. Roddy	Reg. No. 27,688	William D. Zahrt, II	Reg. No. 26,070
Paul S. Drake	Reg. No. 33,491	Elizabeth A. Apperley	Reg. No. 36,428
Vincenzo D. Pitruzzella	Reg. No. 28,656		

for so long as they remain with such law offices or company with full power of substitution and revocation, to prosecute this application and to transact in connection therewith all business in the Patent and Trademark Office and before competent International Authorities; said appointment to be to the exclusion of myself and my other attorney(s) in accordance with the provisions of 37 C.F.R. 1.32; and all future correspondence should be addressed to:

Mikio Ishimaru  
The Law Offices of Mikio Ishimaru  
1046 Pinenut Court  
Sunnyvale, California 94087

Inventor's signature:  Date: 4/17/2000


Full name of sole or first inventor: Kai Yang

Citizenship: Peoples Republic of China

Residence Address: 1596 Bellemeade Street

San Jose, CA 94513

P.O. Address: Same as Residence

Inventor's signature:  Date: May 1 '00

Full name of joint inventor: Takeshi Nogami

Citizenship: Japan

Residence Address: 421-7, Kami Ichiai

Atsugi

Kanagawa, JAPAN 243-0025

Post Office Address: Same as Residence



Inventor's signature: \_\_\_\_\_ Date: \_\_\_\_\_

Full name of joint inventor: Shekhar Pramanick

Citizenship: India

Residence Address: 1322 Steelhead Common  
Fremont, CA 94536

P.O. Address: Same as Residence

DECLARATION FOR PENDING